

FIG. 1




FIG.2(A)




FIG. 2(B)




FIG. 3A-1




FIG. 3A-2




FIG. 3B-1




FIG. 3B-2




FIG. 4






FIG.5(A)

The timing diagram illustrates the sequence of events for the 6800 microprocessor. The horizontal axis represents time, with markers at 630, 670, 710, 750, 790, 830, and 870. The signals are as follows:

- PH0**: A periodic clock signal.
- PH1**: A periodic clock signal, phase-shifted relative to PH0.
- NOT\_RESET**: A signal that transitions from low to high at time 630 and remains high.
- IN\_DATA**: A data bus signal that transitions from 04 to 00 at 670, then to ff at 710, and back to 00 at 750.
- IN\_VALID**: A signal that transitions from low to high at 670 and returns to low at 710.
- IN\_ACCEPT**: A signal that transitions from low to high at 670 and returns to low at 750.
- D\_LDOUT**: A signal that transitions from 00 to 04 at 670 and back to 00 at 710.
- QAIN**: A signal that transitions from low to high at 670 and returns to low at 710.
- QAOUT**: A signal that transitions from low to high at 670 and returns to low at 710.
- OUT\_DATA**: A data bus signal that transitions from cc to 00 at 670, then to 04 at 710, and back to ff at 750.
- OUT\_VALID**: A signal that transitions from low to high at 670 and returns to low at 710.
- OUT\_ACCEPT**: A signal that transitions from low to high at 670 and returns to low at 750.

TIME




FIG. 6





FIG. 7

Circumstance	Percentage of respondents (%)
If someone is attacking you	85
If someone is threatening you	75
If someone is harassing you	65
If someone is insulting you	55
If someone is annoying you	45






FIG. 8(B)

002F0F" 02T68960




FIG. 9(A)




FIG. 9(B)



002101 02153950




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14a




FIG. 14b




FIG. 14c




FIG. 15





FIG. 16

09689120.101200






FIG. 18






FIG. 19




FIG.20




FIG. 21




FIG.22

09689120 101200




FIG.23




FIG.24




FIG. 25




FIG. 26




FIG.27






FIG.28

05689120 101200




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34

00210T 0216860





FIG.35



MPEG 4:2:0  
macroblock

FIG.36A



JPEG 2:1:1  
macroblock

FIG.36B




FIG.37




FIG.38




FIG.39






FIG.41




FIG.42

00201" 02168960



00220T 02163960




FIG.43




FIG.44

09689120 101200

$\overline{\text{RAS}}$

DRAM\_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM\_data[31:0]




FIG.45

$\overline{\text{RAS}}$

DRAM\_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM\_data[31:0]




FIG.46




FIG.47




FIG.48

09689120 101200




FIG. 49




FIG. 50

09689120 101200




FIG.51






FIG.52



8 bit value

bits[7:0]

16 bit value

bits[7:0]  
bits[15:8]

32 bit value

bits[7:0]	base + 3
bits[15:8]	base + 2
bits[23:16]	base + 1
bits[31:24]	base + 0

FIG.55






FIG.56




FIG.57




FIG.58




FIG.59

coded\_clock  
 coded\_valid  
 coded\_accept  
 coded\_data[7:0]  
 coded\_extn  
 byte\_mode




FIG.60

TIME




FIG.61




FIG.62




FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)




FIG.65




FIG.66

09689120 101200




FIG.67




FIG.68




FIG.69






FIG.70




FIG.71




FIG.72




FIG.73




FIG.74A




FIG.74B




FIG.74C




FIG.74D

$$\left\{ \begin{array}{l} \text{horiz\_macroblocks} = \frac{\text{horiz\_pels} + 15}{16} \\ \text{vert\_macroblocks} = \frac{\text{vert\_pels} + 15}{16} \end{array} \right.$$

FIG.75

From Token buffer

Run and Level representation of quantised coefficients

Inverse Modeller

Expanded to 8x8 blocks of quantised coefficients

Inverse Quantiser

8x8 blocks of coefficients

Inverse DCT

8x8 blocks of pixel information

To output of Spatial  
Decoder

FIG.76

Quantised values

Scale factor

Post  
Processing

FIG.77




FIG.78




FIG.79




FIG.80




FIG.81




FIG.82




FIG.83




FIG.84




FIG.85






FIG.86




FIG.87




FIG.88




FIG.89




FIG.90




FIG.91




FIG.92




FIG.93

CIF		QCIF	
0	1	0	
2	3	2	
4	5	4	
6	7		
8	9		
10	11		

FIG.94




FIG.95

1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97




FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16

⋮

59	58	59	60	61	62	63	64
----	----	----	----	----	----	----	----

FIG.99




FIG. 100




FIG. 101




FIG. 102






FIG. 103




FIG. 104




FIG. 1 05




FIG. 1 06




FIG. 107



FIG. 1 08







FIG. 1 09

TIME

002101 02168960

$\overline{\text{RAS}}$

DRAM\_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM\_data[31:0]




FIG. 110

$\overline{\text{RAS}}$

DRAM\_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM\_data[31:0]




FIG. 111




FIG. 112




FIG. 113




FIG. 114






FIG. 115

09689120 101200








FIG. 118




FIG. 119




FIG. 120




FIG. 12 A




FIG. 12 B




FIG. 122




FIG. 123

**0963510** IN **70600**




FIG. 124




FIG. 125




FIG. 126






FIG. 127




FIG. 128




FIG. 129




FIG. 130

09689120-101200




FIG. 131

002701" 02768960




FIG. 1 32




FIG. 133




FIG. 134





FIG. 135



Key:-

coef  
constant coefficient multiplier

adder, subtractor




FIG. 136






FIG. 137




FIG. 138

00220T" 02T68960




FIG. 139






FIG. 140

002101-02168950



NOTE: "COMMON BLOCK" IS ENTIRELY COMBINATIONAL (NO LATCHING)

FIG. 14I

09689120 101200




FIG. 142




FIG. 143

002707 02768960




FIG. 144




FIG. 145




FIG. 146

09589120-101200



002101 02168960




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151




FIG. 152

09689120 101200

09689120-101200

## Read Cycle




FIG. 153

002201012600

## Write Cycle




FIG. I 54




FIG. 155




FIG. 156






FIG. 157




FIG. 158

BUFFER\_BASE0 = DISP\_COMP\_OFFSET0 = 0x00




FIG. 159A

DISP\_COMP\_OFFSET1 = 0x630




FIG. 159B

DISP\_COMP\_OFFSET2 = 0x7BC




FIG. 159C

002F07" 02T6B960




FIG. 160

BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 + .....

00	01	02	03	04	05	06	07	08	09	0A	0B
0C	0D	0E	0F	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	8A	8B	8C	8D	8E	8F

FIG. 161A

COMPONENT1 OFFSET 0x100 + .....

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 161B

COMPONENT1 OFFSET 0x200 + .....

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 161C






FIG. 162



BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D

FIG. 1 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A

FIG. 1 63B




FIG. 164







FIG. 165






FIG. 167




FIG. 168

00220120-101200




FIG. 1 69